📁 File Manager Pro
v10.0.2 | PHP: 8.1.34
Server: LiteSpeed
2026-06-29 07:32:02
📂
/
/
usr
/
lib
/
firmware
/
qcom
/
x1e80100
✏️
Editing: cdsp_dtb.mbn
ELF ��4 4 � � �� ��� � � 8 8 CFGL � � �E � " default_process-hamoa-1.0-cdsp.dtb DF �E {� " default_process-purwa-1.0-cdsp.dtb � �� E� 8 =� ( � =t qcom,[soc] root-process-hamoa-1.0-cdsp soc , boot pinctrl@f100000 qcom,hamoa-pinctrl qcom,pinctrl 4 � 8 � ? E H P ` , qup0_se0_l0 l , ibi_i3c_qup0_se0_sda l , qup0_se0_l1 l , ibi_i3c_qup0_se0_scl l , qup0_se0_l2 l , qup0_se0_l3 l , qup0_se1_l0 l , qup0_se1_l1 l , qup0_se1_l2 l , qup0_se1_l3 l , qup0_se2_l0 l , qup0_se2_l1 l , qup0_se2_l2 l , qup0_se2_l3 l , qup0_se3_l0 l , qup0_se7_l2 l , qup0_se3_l1 l , qup0_se7_l3 l , qup0_se3_l2 l , qup0_se7_l0 l , qup0_se3_l3 l , qup0_se7_l1 l , qup0_se4_l0 l , qup0_se4_l1 l , qup0_se2_l4 l , qup0_se4_l2 l , qup0_se2_l5 l , qup0_se4_l3 l , qup0_se2_l6 l , qup0_se5_l0 l , qup0_se5_l1 l , ! qup0_se3_l6 l , " qup0_se5_l2 l , # qup0_se3_l5 l , $ qup0_se5_l3 l , % qup0_se3_l4 l , & qup0_se6_l0 l , ' qup0_se6_l1 l , ( qup0_se6_l2 l , ) qup0_se6_l3 l , * qup1_se0_l0 l , + ibi_i3c_qup1_se0_sda l , , qup1_se0_l1 l ! , - ibi_i3c_qup1_se0_scl l ! , . qup1_se3_l6 l ! , / qup1_se0_l2 l " , 0 qup1_se3_l5 l " , 1 qup1_se0_l3 l # , 2 qup1_se3_l4 l # , 3 qup1_se1_l0 l $ , 4 ibi_i3c_qup1_se1_sda l $ , 5 qup1_se1_l1 l % , 6 ibi_i3c_qup1_se1_scl l % , 7 qup1_se1_l2 l & , 8 qup1_se1_l3 l ' , 9 qup1_se2_l0 l ( , : qup1_se2_l1 l ) , ; qup1_se2_l2 l * , < qup1_se2_l3 l + , = qup1_se3_l0 l , , > qup1_se3_l1 l - , ? qup1_se3_l2 l . , @ qup1_se3_l3 l / , A qup1_se4_l0 l 0 , B qup1_se4_l1 l 1 , C qup1_se2_l4 l 1 , D qup1_se4_l2 l 2 , E qup1_se2_l5 l 2 , F qup1_se4_l3 l 3 , G qup1_se2_l6 l 3 , H qup1_se5_l0 l 4 , I qup1_se7_l2 l 4 , J qup1_se5_l1 l 5 , K qup1_se7_l3 l 5 , L qup1_se5_l2 l 6 , M qup1_se7_l0 l 6 , N qup1_se5_l3 l 7 , O qup1_se7_l1 l 7 , P qup1_se6_l0 l 8 , Q qup1_se6_l1 l 9 , R qup1_se6_l2 l : , S qup1_se6_l3 l ; , T qup2_se0_l0 l @ , U qup2_se0_l1 l A , V qup2_se3_l6 l A , W qup2_se0_l2 l B , X qup2_se3_l5 l B , Y qup2_se0_l3 l C , Z qup2_se3_l4 l C , [ qup2_se1_l0 l D , \ ibi_i3c_qup2_se1_sda l D , ] qup2_se1_l1 l E , ^ ibi_i3c_qup2_se1_scl l E , _ qup2_se1_l2 l F , ` qup2_se1_l3 l G , a qup2_se2_l0 l H , b qup2_se2_l1 l I , c qup2_se2_l2 l J , d qup2_se2_l3 l K , e qup2_se3_l0 l L , f qup2_se3_l1 l M , g qup2_se3_l2 l N , h qup2_se3_l3 l O , i qup2_se4_l0 l P , j qup2_se4_l1 l Q , k qup2_se2_l4 l Q , l qup2_se4_l2 l R , m qup2_se2_l5 l R , n qup2_se4_l3 l S , o qup2_se2_l6 l S , p qup2_se5_l0 l T , q qup2_se7_l2 l T , r qup2_se5_l1 l U , s qup2_se7_l3 l U , t qup2_se5_l2 l V , u qup2_se7_l0 l V , v qup2_se5_l3 l W , w qup2_se7_l1 l W , x qup2_se6_l0 l X , y qup2_se6_l1 l Y , z qup2_se6_l2 l Z , { qup2_se6_l3 l [ , | cci_i2c_sda0 l e , } cci_i2c_scl0 l f , ~ cci_i2c_sda1 l g , cci_i2c_scl1 l h , � cci_i2c_sda2 l i , � cci_i2c_scl2 l j , � qspi0_clk l , � qspi0_data_0 l � , � qspi0_data_1 l � , � qspi0_data_2 l � , � qspi0_data_3 l � , � qspi0_cs0_n l � , � qspi0_cs1_n l � , � aon_cci_i2c_sda3 l � , � aon_cci_i2c_scl3 l � , � sw , � core cpt_boot_test p ` | � test1 � � � � | � * �My Secret Message, Please keep it secret! test2 test_types � � � � � � � �� � �� �� �� �� ���������� test_pic_3 qcom,pic � test_uart1 qcom,uart � � base rx tx test_uart2 qcom,uart � PD_Access_control OEM_Flavor_Validation __symbols__ */soc ./soc/pinctrl@f100000 ! 3/soc/pinctrl@f100000/qup0_se0_l0 * ?/soc/pinctrl@f100000/ibi_i3c_qup0_se0_sda ! T/soc/pinctrl@f100000/qup0_se0_l1 * `/soc/pinctrl@f100000/ibi_i3c_qup0_se0_scl ! u/soc/pinctrl@f100000/qup0_se0_l2 ! �/soc/pinctrl@f100000/qup0_se0_l3 ! �/soc/pinctrl@f100000/qup0_se1_l0 ! �/soc/pinctrl@f100000/qup0_se1_l1 ! �/soc/pinctrl@f100000/qup0_se1_l2 ! �/soc/pinctrl@f100000/qup0_se1_l3 ! �/soc/pinctrl@f100000/qup0_se2_l0 ! �/soc/pinctrl@f100000/qup0_se2_l1 ! �/soc/pinctrl@f100000/qup0_se2_l2 ! �/soc/pinctrl@f100000/qup0_se2_l3 ! �/soc/pinctrl@f100000/qup0_se3_l0 ! �/soc/pinctrl@f100000/qup0_se7_l2 ! /soc/pinctrl@f100000/qup0_se3_l1 ! /soc/pinctrl@f100000/qup0_se7_l3 ! /soc/pinctrl@f100000/qup0_se3_l2 ! )/soc/pinctrl@f100000/qup0_se7_l0 ! 5/soc/pinctrl@f100000/qup0_se3_l3 ! A/soc/pinctrl@f100000/qup0_se7_l1 ! M/soc/pinctrl@f100000/qup0_se4_l0 ! Y/soc/pinctrl@f100000/qup0_se4_l1 ! e/soc/pinctrl@f100000/qup0_se2_l4 ! q/soc/pinctrl@f100000/qup0_se4_l2 ! }/soc/pinctrl@f100000/qup0_se2_l5 ! �/soc/pinctrl@f100000/qup0_se4_l3 ! �/soc/pinctrl@f100000/qup0_se2_l6 ! �/soc/pinctrl@f100000/qup0_se5_l0 ! �/soc/pinctrl@f100000/qup0_se5_l1 ! �/soc/pinctrl@f100000/qup0_se3_l6 ! �/soc/pinctrl@f100000/qup0_se5_l2 ! �/soc/pinctrl@f100000/qup0_se3_l5 ! �/soc/pinctrl@f100000/qup0_se5_l3 ! �/soc/pinctrl@f100000/qup0_se3_l4 ! �/soc/pinctrl@f100000/qup0_se6_l0 ! /soc/pinctrl@f100000/qup0_se6_l1 ! /soc/pinctrl@f100000/qup0_se6_l2 ! /soc/pinctrl@f100000/qup0_se6_l3 ! %/soc/pinctrl@f100000/qup1_se0_l0 * 1/soc/pinctrl@f100000/ibi_i3c_qup1_se0_sda ! F/soc/pinctrl@f100000/qup1_se0_l1 * R/soc/pinctrl@f100000/ibi_i3c_qup1_se0_scl ! g/soc/pinctrl@f100000/qup1_se3_l6 ! s/soc/pinctrl@f100000/qup1_se0_l2 ! /soc/pinctrl@f100000/qup1_se3_l5 ! �/soc/pinctrl@f100000/qup1_se0_l3 ! �/soc/pinctrl@f100000/qup1_se3_l4 ! �/soc/pinctrl@f100000/qup1_se1_l0 * �/soc/pinctrl@f100000/ibi_i3c_qup1_se1_sda ! �/soc/pinctrl@f100000/qup1_se1_l1 * �/soc/pinctrl@f100000/ibi_i3c_qup1_se1_scl ! �/soc/pinctrl@f100000/qup1_se1_l2 ! �/soc/pinctrl@f100000/qup1_se1_l3 ! �/soc/pinctrl@f100000/qup1_se2_l0 ! /soc/pinctrl@f100000/qup1_se2_l1 ! /soc/pinctrl@f100000/qup1_se2_l2 ! !/soc/pinctrl@f100000/qup1_se2_l3 ! -/soc/pinctrl@f100000/qup1_se3_l0 ! 9/soc/pinctrl@f100000/qup1_se3_l1 ! E/soc/pinctrl@f100000/qup1_se3_l2 ! Q/soc/pinctrl@f100000/qup1_se3_l3 ! ]/soc/pinctrl@f100000/qup1_se4_l0 ! i/soc/pinctrl@f100000/qup1_se4_l1 ! u/soc/pinctrl@f100000/qup1_se2_l4 ! �/soc/pinctrl@f100000/qup1_se4_l2 ! �/soc/pinctrl@f100000/qup1_se2_l5 ! �/soc/pinctrl@f100000/qup1_se4_l3 ! �/soc/pinctrl@f100000/qup1_se2_l6 ! �/soc/pinctrl@f100000/qup1_se5_l0 ! �/soc/pinctrl@f100000/qup1_se7_l2 ! �/soc/pinctrl@f100000/qup1_se5_l1 ! �/soc/pinctrl@f100000/qup1_se7_l3 ! �/soc/pinctrl@f100000/qup1_se5_l2 ! �/soc/pinctrl@f100000/qup1_se7_l0 ! �/soc/pinctrl@f100000/qup1_se5_l3 ! /soc/pinctrl@f100000/qup1_se7_l1 ! /soc/pinctrl@f100000/qup1_se6_l0 ! /soc/pinctrl@f100000/qup1_se6_l1 ! )/soc/pinctrl@f100000/qup1_se6_l2 ! 5/soc/pinctrl@f100000/qup1_se6_l3 ! A/soc/pinctrl@f100000/qup2_se0_l0 ! M/soc/pinctrl@f100000/qup2_se0_l1 ! Y/soc/pinctrl@f100000/qup2_se3_l6 ! e/soc/pinctrl@f100000/qup2_se0_l2 ! q/soc/pinctrl@f100000/qup2_se3_l5 ! }/soc/pinctrl@f100000/qup2_se0_l3 ! �/soc/pinctrl@f100000/qup2_se3_l4 ! �/soc/pinctrl@f100000/qup2_se1_l0 * �/soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda ! �/soc/pinctrl@f100000/qup2_se1_l1 * �/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl ! �/soc/pinctrl@f100000/qup2_se1_l2 ! �/soc/pinctrl@f100000/qup2_se1_l3 ! �/soc/pinctrl@f100000/qup2_se2_l0 ! �/soc/pinctrl@f100000/qup2_se2_l1 ! /soc/pinctrl@f100000/qup2_se2_l2 ! /soc/pinctrl@f100000/qup2_se2_l3 ! /soc/pinctrl@f100000/qup2_se3_l0 ! +/soc/pinctrl@f100000/qup2_se3_l1 ! 7/soc/pinctrl@f100000/qup2_se3_l2 ! C/soc/pinctrl@f100000/qup2_se3_l3 ! O/soc/pinctrl@f100000/qup2_se4_l0 ! [/soc/pinctrl@f100000/qup2_se4_l1 ! g/soc/pinctrl@f100000/qup2_se2_l4 ! s/soc/pinctrl@f100000/qup2_se4_l2 ! /soc/pinctrl@f100000/qup2_se2_l5 ! �/soc/pinctrl@f100000/qup2_se4_l3 ! �/soc/pinctrl@f100000/qup2_se2_l6 ! �/soc/pinctrl@f100000/qup2_se5_l0 ! �/soc/pinctrl@f100000/qup2_se7_l2 ! �/soc/pinctrl@f100000/qup2_se5_l1 ! �/soc/pinctrl@f100000/qup2_se7_l3 ! �/soc/pinctrl@f100000/qup2_se5_l2 ! �/soc/pinctrl@f100000/qup2_se7_l0 ! �/soc/pinctrl@f100000/qup2_se5_l3 ! �/soc/pinctrl@f100000/qup2_se7_l1 ! /soc/pinctrl@f100000/qup2_se6_l0 ! /soc/pinctrl@f100000/qup2_se6_l1 ! /soc/pinctrl@f100000/qup2_se6_l2 ! '/soc/pinctrl@f100000/qup2_se6_l3 " 3/soc/pinctrl@f100000/cci_i2c_sda0 " @/soc/pinctrl@f100000/cci_i2c_scl0 " M/soc/pinctrl@f100000/cci_i2c_sda1 " Z/soc/pinctrl@f100000/cci_i2c_scl1 " g/soc/pinctrl@f100000/cci_i2c_sda2 " t/soc/pinctrl@f100000/cci_i2c_scl2 �/soc/pinctrl@f100000/qspi0_clk " �/soc/pinctrl@f100000/qspi0_data_0 " �/soc/pinctrl@f100000/qspi0_data_1 " �/soc/pinctrl@f100000/qspi0_data_2 " �/soc/pinctrl@f100000/qspi0_data_3 ! �/soc/pinctrl@f100000/qspi0_cs0_n ! �/soc/pinctrl@f100000/qspi0_cs1_n & �/soc/pinctrl@f100000/aon_cci_i2c_sda3 & �/soc/pinctrl@f100000/aon_cci_i2c_scl3 �/sw model compatible #address-cells #size-cells phandle reg ngpios width id version gpio-controller #gpio-cells mux test_config test_bool1 test_bool2 test_ver test_uint8_list test_uint32 test_uint32_list test_string test_uint8 test_uint16 test_uint16_list reg_alt reg-names PD_indicator test_oem_entry soc tlmm qup0_se0_l0 ibi_i3c_qup0_se0_sda qup0_se0_l1 ibi_i3c_qup0_se0_scl qup0_se0_l2 qup0_se0_l3 qup0_se1_l0 qup0_se1_l1 qup0_se1_l2 qup0_se1_l3 qup0_se2_l0 qup0_se2_l1 qup0_se2_l2 qup0_se2_l3 qup0_se3_l0 qup0_se7_l2 qup0_se3_l1 qup0_se7_l3 qup0_se3_l2 qup0_se7_l0 qup0_se3_l3 qup0_se7_l1 qup0_se4_l0 qup0_se4_l1 qup0_se2_l4 qup0_se4_l2 qup0_se2_l5 qup0_se4_l3 qup0_se2_l6 qup0_se5_l0 qup0_se5_l1 qup0_se3_l6 qup0_se5_l2 qup0_se3_l5 qup0_se5_l3 qup0_se3_l4 qup0_se6_l0 qup0_se6_l1 qup0_se6_l2 qup0_se6_l3 qup1_se0_l0 ibi_i3c_qup1_se0_sda qup1_se0_l1 ibi_i3c_qup1_se0_scl qup1_se3_l6 qup1_se0_l2 qup1_se3_l5 qup1_se0_l3 qup1_se3_l4 qup1_se1_l0 ibi_i3c_qup1_se1_sda qup1_se1_l1 ibi_i3c_qup1_se1_scl qup1_se1_l2 qup1_se1_l3 qup1_se2_l0 qup1_se2_l1 qup1_se2_l2 qup1_se2_l3 qup1_se3_l0 qup1_se3_l1 qup1_se3_l2 qup1_se3_l3 qup1_se4_l0 qup1_se4_l1 qup1_se2_l4 qup1_se4_l2 qup1_se2_l5 qup1_se4_l3 qup1_se2_l6 qup1_se5_l0 qup1_se7_l2 qup1_se5_l1 qup1_se7_l3 qup1_se5_l2 qup1_se7_l0 qup1_se5_l3 qup1_se7_l1 qup1_se6_l0 qup1_se6_l1 qup1_se6_l2 qup1_se6_l3 qup2_se0_l0 qup2_se0_l1 qup2_se3_l6 qup2_se0_l2 qup2_se3_l5 qup2_se0_l3 qup2_se3_l4 qup2_se1_l0 ibi_i3c_qup2_se1_sda qup2_se1_l1 ibi_i3c_qup2_se1_scl qup2_se1_l2 qup2_se1_l3 qup2_se2_l0 qup2_se2_l1 qup2_se2_l2 qup2_se2_l3 qup2_se3_l0 qup2_se3_l1 qup2_se3_l2 qup2_se3_l3 qup2_se4_l0 qup2_se4_l1 qup2_se2_l4 qup2_se4_l2 qup2_se2_l5 qup2_se4_l3 qup2_se2_l6 qup2_se5_l0 qup2_se7_l2 qup2_se5_l1 qup2_se7_l3 qup2_se5_l2 qup2_se7_l0 qup2_se5_l3 qup2_se7_l1 qup2_se6_l0 qup2_se6_l1 qup2_se6_l2 qup2_se6_l3 cci_i2c_sda0 cci_i2c_scl0 cci_i2c_sda1 cci_i2c_scl1 cci_i2c_sda2 cci_i2c_scl2 qspi0_clk qspi0_data_0 qspi0_data_1 qspi0_data_2 qspi0_data_3 qspi0_cs0_n qspi0_cs1_n aon_cci_i2c_sda3 aon_cci_i2c_scl3 sw � �� E� 8 =� ( � =t qcom,purwa root-process-purwa-1.0-cdsp soc , pinctrl@f100000 qcom,hamoa-pinctrl qcom,pinctrl 4 � 8 � ? E H P ` , qup0_se0_l0 l , ibi_i3c_qup0_se0_sda l , qup0_se0_l1 l , ibi_i3c_qup0_se0_scl l , qup0_se0_l2 l , qup0_se0_l3 l , qup0_se1_l0 l , qup0_se1_l1 l , qup0_se1_l2 l , qup0_se1_l3 l , qup0_se2_l0 l , qup0_se2_l1 l , qup0_se2_l2 l , qup0_se2_l3 l , qup0_se3_l0 l , qup0_se7_l2 l , qup0_se3_l1 l , qup0_se7_l3 l , qup0_se3_l2 l , qup0_se7_l0 l , qup0_se3_l3 l , qup0_se7_l1 l , qup0_se4_l0 l , qup0_se4_l1 l , qup0_se2_l4 l , qup0_se4_l2 l , qup0_se2_l5 l , qup0_se4_l3 l , qup0_se2_l6 l , qup0_se5_l0 l , qup0_se5_l1 l , ! qup0_se3_l6 l , " qup0_se5_l2 l , # qup0_se3_l5 l , $ qup0_se5_l3 l , % qup0_se3_l4 l , & qup0_se6_l0 l , ' qup0_se6_l1 l , ( qup0_se6_l2 l , ) qup0_se6_l3 l , * qup1_se0_l0 l , + ibi_i3c_qup1_se0_sda l , , qup1_se0_l1 l ! , - ibi_i3c_qup1_se0_scl l ! , . qup1_se3_l6 l ! , / qup1_se0_l2 l " , 0 qup1_se3_l5 l " , 1 qup1_se0_l3 l # , 2 qup1_se3_l4 l # , 3 qup1_se1_l0 l $ , 4 ibi_i3c_qup1_se1_sda l $ , 5 qup1_se1_l1 l % , 6 ibi_i3c_qup1_se1_scl l % , 7 qup1_se1_l2 l & , 8 qup1_se1_l3 l ' , 9 qup1_se2_l0 l ( , : qup1_se2_l1 l ) , ; qup1_se2_l2 l * , < qup1_se2_l3 l + , = qup1_se3_l0 l , , > qup1_se3_l1 l - , ? qup1_se3_l2 l . , @ qup1_se3_l3 l / , A qup1_se4_l0 l 0 , B qup1_se4_l1 l 1 , C qup1_se2_l4 l 1 , D qup1_se4_l2 l 2 , E qup1_se2_l5 l 2 , F qup1_se4_l3 l 3 , G qup1_se2_l6 l 3 , H qup1_se5_l0 l 4 , I qup1_se7_l2 l 4 , J qup1_se5_l1 l 5 , K qup1_se7_l3 l 5 , L qup1_se5_l2 l 6 , M qup1_se7_l0 l 6 , N qup1_se5_l3 l 7 , O qup1_se7_l1 l 7 , P qup1_se6_l0 l 8 , Q qup1_se6_l1 l 9 , R qup1_se6_l2 l : , S qup1_se6_l3 l ; , T qup2_se0_l0 l @ , U qup2_se0_l1 l A , V qup2_se3_l6 l A , W qup2_se0_l2 l B , X qup2_se3_l5 l B , Y qup2_se0_l3 l C , Z qup2_se3_l4 l C , [ qup2_se1_l0 l D , \ ibi_i3c_qup2_se1_sda l D , ] qup2_se1_l1 l E , ^ ibi_i3c_qup2_se1_scl l E , _ qup2_se1_l2 l F , ` qup2_se1_l3 l G , a qup2_se2_l0 l H , b qup2_se2_l1 l I , c qup2_se2_l2 l J , d qup2_se2_l3 l K , e qup2_se3_l0 l L , f qup2_se3_l1 l M , g qup2_se3_l2 l N , h qup2_se3_l3 l O , i qup2_se4_l0 l P , j qup2_se4_l1 l Q , k qup2_se2_l4 l Q , l qup2_se4_l2 l R , m qup2_se2_l5 l R , n qup2_se4_l3 l S , o qup2_se2_l6 l S , p qup2_se5_l0 l T , q qup2_se7_l2 l T , r qup2_se5_l1 l U , s qup2_se7_l3 l U , t qup2_se5_l2 l V , u qup2_se7_l0 l V , v qup2_se5_l3 l W , w qup2_se7_l1 l W , x qup2_se6_l0 l X , y qup2_se6_l1 l Y , z qup2_se6_l2 l Z , { qup2_se6_l3 l [ , | cci_i2c_sda0 l e , } cci_i2c_scl0 l f , ~ cci_i2c_sda1 l g , cci_i2c_scl1 l h , � cci_i2c_sda2 l i , � cci_i2c_scl2 l j , � qspi0_clk l , � qspi0_data_0 l � , � qspi0_data_1 l � , � qspi0_data_2 l � , � qspi0_data_3 l � , � qspi0_cs0_n l � , � qspi0_cs1_n l � , � aon_cci_i2c_sda3 l � , � aon_cci_i2c_scl3 l � , � boot sw , � core cpt_boot_test p ` | � test1 � � � � | � * �My Secret Message, Please keep it secret! test2 test_types � � � � � � � �� � �� �� �� �� ���������� test_pic_3 qcom,pic � test_uart1 qcom,uart � � base rx tx test_uart2 qcom,uart � PD_Access_control OEM_Flavor_Validation __symbols__ */soc ./soc/pinctrl@f100000 ! 3/soc/pinctrl@f100000/qup0_se0_l0 * ?/soc/pinctrl@f100000/ibi_i3c_qup0_se0_sda ! T/soc/pinctrl@f100000/qup0_se0_l1 * `/soc/pinctrl@f100000/ibi_i3c_qup0_se0_scl ! u/soc/pinctrl@f100000/qup0_se0_l2 ! �/soc/pinctrl@f100000/qup0_se0_l3 ! �/soc/pinctrl@f100000/qup0_se1_l0 ! �/soc/pinctrl@f100000/qup0_se1_l1 ! �/soc/pinctrl@f100000/qup0_se1_l2 ! �/soc/pinctrl@f100000/qup0_se1_l3 ! �/soc/pinctrl@f100000/qup0_se2_l0 ! �/soc/pinctrl@f100000/qup0_se2_l1 ! �/soc/pinctrl@f100000/qup0_se2_l2 ! �/soc/pinctrl@f100000/qup0_se2_l3 ! �/soc/pinctrl@f100000/qup0_se3_l0 ! �/soc/pinctrl@f100000/qup0_se7_l2 ! /soc/pinctrl@f100000/qup0_se3_l1 ! /soc/pinctrl@f100000/qup0_se7_l3 ! /soc/pinctrl@f100000/qup0_se3_l2 ! )/soc/pinctrl@f100000/qup0_se7_l0 ! 5/soc/pinctrl@f100000/qup0_se3_l3 ! A/soc/pinctrl@f100000/qup0_se7_l1 ! M/soc/pinctrl@f100000/qup0_se4_l0 ! Y/soc/pinctrl@f100000/qup0_se4_l1 ! e/soc/pinctrl@f100000/qup0_se2_l4 ! q/soc/pinctrl@f100000/qup0_se4_l2 ! }/soc/pinctrl@f100000/qup0_se2_l5 ! �/soc/pinctrl@f100000/qup0_se4_l3 ! �/soc/pinctrl@f100000/qup0_se2_l6 ! �/soc/pinctrl@f100000/qup0_se5_l0 ! �/soc/pinctrl@f100000/qup0_se5_l1 ! �/soc/pinctrl@f100000/qup0_se3_l6 ! �/soc/pinctrl@f100000/qup0_se5_l2 ! �/soc/pinctrl@f100000/qup0_se3_l5 ! �/soc/pinctrl@f100000/qup0_se5_l3 ! �/soc/pinctrl@f100000/qup0_se3_l4 ! �/soc/pinctrl@f100000/qup0_se6_l0 ! /soc/pinctrl@f100000/qup0_se6_l1 ! /soc/pinctrl@f100000/qup0_se6_l2 ! /soc/pinctrl@f100000/qup0_se6_l3 ! %/soc/pinctrl@f100000/qup1_se0_l0 * 1/soc/pinctrl@f100000/ibi_i3c_qup1_se0_sda ! F/soc/pinctrl@f100000/qup1_se0_l1 * R/soc/pinctrl@f100000/ibi_i3c_qup1_se0_scl ! g/soc/pinctrl@f100000/qup1_se3_l6 ! s/soc/pinctrl@f100000/qup1_se0_l2 ! /soc/pinctrl@f100000/qup1_se3_l5 ! �/soc/pinctrl@f100000/qup1_se0_l3 ! �/soc/pinctrl@f100000/qup1_se3_l4 ! �/soc/pinctrl@f100000/qup1_se1_l0 * �/soc/pinctrl@f100000/ibi_i3c_qup1_se1_sda ! �/soc/pinctrl@f100000/qup1_se1_l1 * �/soc/pinctrl@f100000/ibi_i3c_qup1_se1_scl ! �/soc/pinctrl@f100000/qup1_se1_l2 ! �/soc/pinctrl@f100000/qup1_se1_l3 ! �/soc/pinctrl@f100000/qup1_se2_l0 ! /soc/pinctrl@f100000/qup1_se2_l1 ! /soc/pinctrl@f100000/qup1_se2_l2 ! !/soc/pinctrl@f100000/qup1_se2_l3 ! -/soc/pinctrl@f100000/qup1_se3_l0 ! 9/soc/pinctrl@f100000/qup1_se3_l1 ! E/soc/pinctrl@f100000/qup1_se3_l2 ! Q/soc/pinctrl@f100000/qup1_se3_l3 ! ]/soc/pinctrl@f100000/qup1_se4_l0 ! i/soc/pinctrl@f100000/qup1_se4_l1 ! u/soc/pinctrl@f100000/qup1_se2_l4 ! �/soc/pinctrl@f100000/qup1_se4_l2 ! �/soc/pinctrl@f100000/qup1_se2_l5 ! �/soc/pinctrl@f100000/qup1_se4_l3 ! �/soc/pinctrl@f100000/qup1_se2_l6 ! �/soc/pinctrl@f100000/qup1_se5_l0 ! �/soc/pinctrl@f100000/qup1_se7_l2 ! �/soc/pinctrl@f100000/qup1_se5_l1 ! �/soc/pinctrl@f100000/qup1_se7_l3 ! �/soc/pinctrl@f100000/qup1_se5_l2 ! �/soc/pinctrl@f100000/qup1_se7_l0 ! �/soc/pinctrl@f100000/qup1_se5_l3 ! /soc/pinctrl@f100000/qup1_se7_l1 ! /soc/pinctrl@f100000/qup1_se6_l0 ! /soc/pinctrl@f100000/qup1_se6_l1 ! )/soc/pinctrl@f100000/qup1_se6_l2 ! 5/soc/pinctrl@f100000/qup1_se6_l3 ! A/soc/pinctrl@f100000/qup2_se0_l0 ! M/soc/pinctrl@f100000/qup2_se0_l1 ! Y/soc/pinctrl@f100000/qup2_se3_l6 ! e/soc/pinctrl@f100000/qup2_se0_l2 ! q/soc/pinctrl@f100000/qup2_se3_l5 ! }/soc/pinctrl@f100000/qup2_se0_l3 ! �/soc/pinctrl@f100000/qup2_se3_l4 ! �/soc/pinctrl@f100000/qup2_se1_l0 * �/soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda ! �/soc/pinctrl@f100000/qup2_se1_l1 * �/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl ! �/soc/pinctrl@f100000/qup2_se1_l2 ! �/soc/pinctrl@f100000/qup2_se1_l3 ! �/soc/pinctrl@f100000/qup2_se2_l0 ! �/soc/pinctrl@f100000/qup2_se2_l1 ! /soc/pinctrl@f100000/qup2_se2_l2 ! /soc/pinctrl@f100000/qup2_se2_l3 ! /soc/pinctrl@f100000/qup2_se3_l0 ! +/soc/pinctrl@f100000/qup2_se3_l1 ! 7/soc/pinctrl@f100000/qup2_se3_l2 ! C/soc/pinctrl@f100000/qup2_se3_l3 ! O/soc/pinctrl@f100000/qup2_se4_l0 ! [/soc/pinctrl@f100000/qup2_se4_l1 ! g/soc/pinctrl@f100000/qup2_se2_l4 ! s/soc/pinctrl@f100000/qup2_se4_l2 ! /soc/pinctrl@f100000/qup2_se2_l5 ! �/soc/pinctrl@f100000/qup2_se4_l3 ! �/soc/pinctrl@f100000/qup2_se2_l6 ! �/soc/pinctrl@f100000/qup2_se5_l0 ! �/soc/pinctrl@f100000/qup2_se7_l2 ! �/soc/pinctrl@f100000/qup2_se5_l1 ! �/soc/pinctrl@f100000/qup2_se7_l3 ! �/soc/pinctrl@f100000/qup2_se5_l2 ! �/soc/pinctrl@f100000/qup2_se7_l0 ! �/soc/pinctrl@f100000/qup2_se5_l3 ! �/soc/pinctrl@f100000/qup2_se7_l1 ! /soc/pinctrl@f100000/qup2_se6_l0 ! /soc/pinctrl@f100000/qup2_se6_l1 ! /soc/pinctrl@f100000/qup2_se6_l2 ! '/soc/pinctrl@f100000/qup2_se6_l3 " 3/soc/pinctrl@f100000/cci_i2c_sda0 " @/soc/pinctrl@f100000/cci_i2c_scl0 " M/soc/pinctrl@f100000/cci_i2c_sda1 " Z/soc/pinctrl@f100000/cci_i2c_scl1 " g/soc/pinctrl@f100000/cci_i2c_sda2 " t/soc/pinctrl@f100000/cci_i2c_scl2 �/soc/pinctrl@f100000/qspi0_clk " �/soc/pinctrl@f100000/qspi0_data_0 " �/soc/pinctrl@f100000/qspi0_data_1 " �/soc/pinctrl@f100000/qspi0_data_2 " �/soc/pinctrl@f100000/qspi0_data_3 ! �/soc/pinctrl@f100000/qspi0_cs0_n ! �/soc/pinctrl@f100000/qspi0_cs1_n & �/soc/pinctrl@f100000/aon_cci_i2c_sda3 & �/soc/pinctrl@f100000/aon_cci_i2c_scl3 �/sw model compatible #address-cells #size-cells phandle reg ngpios width id version gpio-controller #gpio-cells mux test_config test_bool1 test_bool2 test_ver test_uint8_list test_uint32 test_uint32_list test_string test_uint8 test_uint16 test_uint16_list reg_alt reg-names PD_indicator test_oem_entry soc tlmm qup0_se0_l0 ibi_i3c_qup0_se0_sda qup0_se0_l1 ibi_i3c_qup0_se0_scl qup0_se0_l2 qup0_se0_l3 qup0_se1_l0 qup0_se1_l1 qup0_se1_l2 qup0_se1_l3 qup0_se2_l0 qup0_se2_l1 qup0_se2_l2 qup0_se2_l3 qup0_se3_l0 qup0_se7_l2 qup0_se3_l1 qup0_se7_l3 qup0_se3_l2 qup0_se7_l0 qup0_se3_l3 qup0_se7_l1 qup0_se4_l0 qup0_se4_l1 qup0_se2_l4 qup0_se4_l2 qup0_se2_l5 qup0_se4_l3 qup0_se2_l6 qup0_se5_l0 qup0_se5_l1 qup0_se3_l6 qup0_se5_l2 qup0_se3_l5 qup0_se5_l3 qup0_se3_l4 qup0_se6_l0 qup0_se6_l1 qup0_se6_l2 qup0_se6_l3 qup1_se0_l0 ibi_i3c_qup1_se0_sda qup1_se0_l1 ibi_i3c_qup1_se0_scl qup1_se3_l6 qup1_se0_l2 qup1_se3_l5 qup1_se0_l3 qup1_se3_l4 qup1_se1_l0 ibi_i3c_qup1_se1_sda qup1_se1_l1 ibi_i3c_qup1_se1_scl qup1_se1_l2 qup1_se1_l3 qup1_se2_l0 qup1_se2_l1 qup1_se2_l2 qup1_se2_l3 qup1_se3_l0 qup1_se3_l1 qup1_se3_l2 qup1_se3_l3 qup1_se4_l0 qup1_se4_l1 qup1_se2_l4 qup1_se4_l2 qup1_se2_l5 qup1_se4_l3 qup1_se2_l6 qup1_se5_l0 qup1_se7_l2 qup1_se5_l1 qup1_se7_l3 qup1_se5_l2 qup1_se7_l0 qup1_se5_l3 qup1_se7_l1 qup1_se6_l0 qup1_se6_l1 qup1_se6_l2 qup1_se6_l3 qup2_se0_l0 qup2_se0_l1 qup2_se3_l6 qup2_se0_l2 qup2_se3_l5 qup2_se0_l3 qup2_se3_l4 qup2_se1_l0 ibi_i3c_qup2_se1_sda qup2_se1_l1 ibi_i3c_qup2_se1_scl qup2_se1_l2 qup2_se1_l3 qup2_se2_l0 qup2_se2_l1 qup2_se2_l2 qup2_se2_l3 qup2_se3_l0 qup2_se3_l1 qup2_se3_l2 qup2_se3_l3 qup2_se4_l0 qup2_se4_l1 qup2_se2_l4 qup2_se4_l2 qup2_se2_l5 qup2_se4_l3 qup2_se2_l6 qup2_se5_l0 qup2_se7_l2 qup2_se5_l1 qup2_se7_l3 qup2_se5_l2 qup2_se7_l0 qup2_se5_l3 qup2_se7_l1 qup2_se6_l0 qup2_se6_l1 qup2_se6_l2 qup2_se6_l3 cci_i2c_sda0 cci_i2c_scl0 cci_i2c_sda1 cci_i2c_scl1 cci_i2c_sda2 cci_i2c_scl2 qspi0_clk qspi0_data_0 qspi0_data_1 qspi0_data_2 qspi0_data_3 qspi0_cs0_n qspi0_cs1_n aon_cci_i2c_sda3 aon_cci_i2c_scl3 sw � � h R � � VU 0���v� SAh�K�'�ʗ}��8} ��֫��ć+ &�Ҏْ��H�i7Նi�+d�e*Y���֎ٌ�� ,��=��P1��M��J �ҦM���I �� 0d0r���=���c9��c{�~�q� � ���C����_8�+ }�0U �s��#��|`����鑉,�*�W�=j �!d#}��� s:��� 0��0��0 *�H�=0��1 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0 250722084336Z 450717084336Z0f1 0 UUS10U California10USecTools Test User10U SecTools10U San Diego0v0*�H�=+� "b >�94�5�]��+=4�r�ʂ}<G�dO��w�z��L] ��\��iȌ��T���٤���k �e5�� &�,D�� � Qp�k ߰ ���&S~<�� ��P0N0 U #0���w���DM2�@tXϙ�L�0 U 0 0 U �0U % 0 +0 *�H�=g 0d0S�x��#�]���]h݆��4v\�Kp����ޖ�}C ���W�\�P0>��O�tV �I _��n�m��')߈�L̟vC6��BؗU�@�� r��0��0�u�0 *�H�=0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215215Z 360316215215Z0��1 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0v0*�H�=+� "b �T�}� �I%���O�[�H���p� ���]�� f�{�I/C#�9g@�q�Kx�?jE���yAs�Ԝh�'�$,���H pe���y�py�P5��`0^0 U #0�o�q�'�� s� ֟>q�b0 U ��w���DM2�@tXϙ�L�0U 0� 0 U 0 *�H�=i 0f1 � _H��9<�}��� ͣ�����b�:v࣮^6��+<�[ ��61 �ft���Wzcv�ž�$��ֱ(9� � @� n���)f��>�F�߲40��0�N�0 *�H�=0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215211Z 360316215211Z0��1 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*�H�=+� "b 3��x�~� �ҩ���/פ{���Py�jh`��7_�줎��j^��K1o�$�lTg ]���ء�[�SQ�q6 /�PZ����o�T:ާ�%i�1>}���`�<0:0 U o�q�'�� s� ֟>q�b0 U 0�0 U 0 *�H�=h 0e0u�(�C9�u���T(&�\�L<�t���Bv���ɿ�xJ��܀s6U�1 �H�/�h#8o&& �� ��> Ga���T�)��,$� ��W����������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������������
💾 Save Changes
❌ Cancel